The presented fault model uniquely describes all structural changes in the transistor net list that can be caused by spot defects, including faults that connect more than hvo nets and faults that break a net into more than two parts. The developed analysis method extracts the complete set of realistic faults from the layout and f o r each fault computes the probability of occurrence.
Introduction
Today's semiconductor manufacturing technologies cannot guarantee that all produced chips completely satisfy the specification. Therefore the chips have to be tested before they are delivered to the customer. Usually the number of possible physical failures is too large to consider all of them explicitly. Fault models provide the base for efficient test pattern generation and fault coverage evaluation. But two problems are associated with fault models. On the one hand, a fault model should cover all real physical failures. If a physical failure is not represented by a fault, no test is generated for it, and faulty devices may be classified fault-free which leads to a loss of product quality. On the other hand, an abstract fault model may include some "artificial" faults that do not correspond to any physical failures in the circuit. Tests for "artificial" faults increase the test application time without improving product quality.
The most commonly used fault model is the stuck-at fault model. The growing density of integration in CMOS technology, however, increases the importance of bridging and break faults [ 1, 21, and many of these are not covered by the stuck-at fault model. If we look only at the transistor net list or at the gate level description of a circuit. a large variety of bridging and break faults seems possible.
In order to determine which of these faults can really occur, the circuit must be analyzed at layout level.
Inductive Fault Analysis [3] is a systematic approach to generate an accurate fault set. The circuit layout is analyzed to obtain all possible deviations from the intended structure. Hence, the extracted fault set merely consists of faults which actually occur due to fabrication defects. Combining geometrical information and statistical data on defects, the probability of occurrence is determined for each fault. These fault probabilities can be used for yield estimation (e.g. [4, 5 ] ) , physical design for testability [6] , and test optimization [7] .
Several methods of inductive fault analysis have been developed in the past few years [3, 8, 9, 10, 11, 12, 13, 14] . In summary. the fault models used by previous fault extraction methods have three major limitations:
Bridging faults have been restricted to the connection of only two nets. A net which is affected by a break fault has been assumed to be cut into exactly two subnets. Some approaches have not differentiated between different positions of a break fault in the net. Correlations between faults have not been considered.
(Two faults are correlated if there exists a single defect which can cause both faults simultaneously.) Multiple-net bridging faults are not necessarily detected by tests for 2-net bridging faults. So the multiple-net bridging faults which occur with nonnegligible probability should be considered explicitly during test pattern generation and fault coverage evaluation. The location and the multiplicity of break faults also has an impact on the faulty behavior. Even break faults that affect the same net may require different pairs of test patterns.
A situation with two correlated bridging faults is shown in figure 1. A single "missing insulator" defect causes two bridges between different nets. Hence the occurrence of these faults is not statistically independent, and the probability that at least one of them occurs (making the circuit faulty) cannot be calculated accurately without knowing the correlation between these faults. Similarly, correlated break faults exist if more than one net is affected by a single defect. In general, correlated faults make it difficult to calculate fault probabilities at the electrical level.
In this paper, a realistic fault model is presented which overcomes the above-mentioned problems. The proposed fault model facilitates the unique representation of all possible changes in circuit structure at the electrical level. The faults are modelled such that each defect in the layout can cause at most one fault, and the faults are not correlated. We also present a unified approach to extract the complete set of single and multiple bridging and break faults from a circuit layout with Manhattan geometry. The probability of occurrence is determined for each fault using a novel method for fast critical area calculation.
The next section deals with the representation of a circuit arid its faults on layout and on transistor level.
Section 3 introduces the improved realistic fault model. Section 4 describes the fault extraction method. Experimental results are discussed in section 5, and the conclusions are given in section 6.
Circuit and fault representation
As a bottom-up process, fault extraction starts at the layout level. We partition the geometric layout structures into rectamgular regions. Each layout object is characterized by the coordinates of its corners, a layer attribute (e.g. polysilicon, insulator, metal, diffusion) and pointers to adjacent objects in a horizontal (intra-layer) or vertical (inter-layer) direction. Using a circuit extraction procedure, a label is assigned to all conducting and semiconducting objects thiat indicates which net they belong to.
The electrically conductive connections between objects are modelled by a connectivity graph G = (V,E). Its vertices V represent the objects of conducting or semiconducting material. The edge set E contains an edge { vl,v2} if and only if the layout objects represented by v1 and v2 are connected directly, i.e. not only via other objects.
On the electrical level, a circuit is described as a set of electrical nodes C = {cl, ..., cq}, a set of transistors T=(tl, ..., tr}, and a set of nets N={nl, ..., ns}. A node c, is a transistor terminal, a primary input or output, or a power supply junction. The terminals of a transistor t are denoted by s(t) for source, d(t) for drain, and g(t) for gate. At the electrical level, each net is defined by a subset of the nodes of C, namely the electrically connected nodes. The nets of a circuit are pairwise disjoint, they form a partition of C .
At the layout level, each net corresponds to a maximal connecteid component of the connectivity graph G. Defects occur due to deviations and irregularities in the manufacturing process. In this paper, we consider spot defects with a size which is comparable to the minimum layout feature size. A multitude of different defect mechanisms describes how defects are produced. The most important cypes of defects are "extra material" and "missing material" in a single conducting or isolating layer. Defects are statistically distributed over the whole chip. Their frequency and the distribution of defect sizes strongly depend on the type of the defect.
Defects may cause local deviations in the connectivity of conducting and semiconducting layout objects. These deviations are called connectivity faults. In section 4, connectivity faults will be defined such that each defect causes at most one connectivity fault. But generally, many different defccts can lead to the same connectivity fault.
Finally, ti connectivity fault can cause a change in the circuit structure at the electrical level and thereby a faulty behavior. Different connectivity faults can lead to the same fault in the transistor net list. But of course, there are also connectivity faults that do not influence the net list, for example a fault that connects two parts of the same net or a fault that interrupts a ring shaped net at only one position. Figure 2 summarizes these relationships.
deviations and irregu 1 arities in manufacturing process In the following, a square defect shape is assumed rather than a circular or octagonal one, because the geometric algorithms are. far easier (see also [lo] ). This approximation results in fault probabilities that are slightly too large, but the completmess of the extracted fault set is not affected.
Fault model
The fault extraction approach presented in this paper aims at faults at the electrical level. The fault used here model consists of three fault types: Bridging faults, break faults, and compoind faults. Transistor stuck-on and stuck-open faults are also modelled as bridging and break faults, respectivelj,. All these faults have an influence on the partition of the set of electrical nodes into separated nets. Bridging faults merge some nets, break faults split some nets, and compound faults do both.
Definition 1: Let N be the set of nets of a circuit, and let BF = { N I , ..., Nv} be a set of pairwise disjoint subsets of nets, N, c N, j = 1, 2, ..., v, with at least two nets in each subset Nj. BF is a bridging fault if a single spot defect can cause all nets of each subset Nj E BF to be electrically connected. Examule: The CMOS AND gate in Figure 3 has the nets GND}, n4 ={s(ti>,s(t2),S(t3),vdd}, n5 =(d(tl), d(t2), S(t4), g(t3),g(k)}, "6 ={d(t4),s(ts)}, n7 ={d(t3),s(k), out} If a single defect causes the connection of nets nl, n2, and n3 and the connection of n4 and ng, the resulting bridging fault is B F = ((nl,n2,n3},{n4,ng)).
Definition 2: Let UF = (rIi(n1), ..., rI,(n,)} be a set of partitions for the nets nitz N with Ini(ni)l 2 2 for i = 1, 2, ..., w. UF is a break fault if a single spot defect can cause each net ni E {nl, ..., nw} to be divided into two or more disconnected subnets according to n,(ni). All other nets are preserved. ExamDle: Figure 4 shows the AND gate again. Now a single defect causes a break which cuts nets n2 and n5 into two and three subnets, respectively. The resulting break fault is UF=(lll(n2),rI2(n5)) with rIl(n2) = { {iz, g(t5)),
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Fig. 4: Break fault in a CMOS AND gate
A "missing polysilicon" defect in the region of a transistor channel can cause a short between source and drain as well as a break of a signal line. As a consequence, a bridging and a break fault may occur simultaneously due to a single defect. To avoid correlation between these faults, this case has to be modelled separately.
Fig. 5: Compound fault in a CMOS inverter
Definition 3: A combination of a bridging fault and a break fault, CF = (BF, UF), is a compound fault if a single spot defect can cause the bridging fault BF and the break fault UF together. Exam&: Figure 5 shows a CMOS inverter and its layout. A "missing polysilicon" defect in the region of the ntransistor channel leads to a stuck-on n-transistor and a floating gate of the p-transistor. The fault model of definitions 1 to 3 provides a unique way to describe all structural deviations that may occur in the net list at the electrical level. Moreover, all faults are uncorrelated, they occur statistically independent if the underlying defects occur statistically independent.
Extraction of realistic faults
In the context of testing, defects that do not lead to a connectivity fault and also connectivity faults that do not lead to a net list fault are not relevant since they do not affect the behavior of the circuit (possibly apart from reliability). So we can focus on the faults in the net list and in particular on those faults that occur with nonzero probabilities (realistic faults). The advantage of this more abstract view of faults is that the number of faults that must be considered is by far smaller than the number of the connectivity faults and the number of defects.
Overview
In order to extract the realistic net list faults of a circuit, the following problem must be solved: Given: Description of the layout, set of defect mechanisms, and a defect statistics Find: Complete set of realistic faults (according to the fault model of section 3) and probability of occurrence, P(F), of each extracted fault F Figure 6 gives an overview of the developed method. It begins with extracting the net list of the fault-free circuit from the layout data. The set of rectangular layout objects is determined, and each conducting object is marked with the number of the net it belongs to.
The following two steps are repeated for all the defect mechanisms that lead to extra material or missing material in one of the layers and also for different defect sizes. Using the knowledge about possible defects, the layout is analyzed regarding connectivity faults. First, only fault primitives are considered. These are undesigned connections of two objects in the same layer undesigned connections of two objects in different layers disruptions of one object disconnections of two objects in the same layer disconnections of two objects in different layers and some special cases that depend on the applied technology, e.g. disruptions of a transistor gate. For each of these fault primitives the defect sensitive area is determined, that is the area in which the center of a defect of a (through missing insulator)
given size must fall to cause the considered fault primitive (possibly in combination with other fault primitives). If the center of a defect falls in a region where k defect sensitive areas overlap, this defect causes all the corresponding deviations in connectivity simultaneously. The result is a connectivity fault f including k fault primitives, f = {fl, ..., fk}. This concept of a connectivity fault as a nonempty set of fault primitives ensures that the effect of each defect can be described by exactly one connectivity fault. The critical area of a connectivity fault f, ca(f, s), is the area in which a defect of size s must fall to cause this and only this connectivity fault. Figure 7 shows an example with two fault primitives fl and f2 and the connectivity faults {fl}, (f2}, and {fl, f2). The example considers defects of a fixed size.
defect sensitive area defect sensitive area critical area of (11) critical area of (a) In principle, the critical area ca(f, s) has to be determined for all possible defect sizes s. To compute the probability of occurrence, P(f), of a connectivity fault f, its critical areas are weighted according to the distribution of the defect sizes, Hdm(s), multiplied by the defect density Ddm of the considered defect mechanism dm, and the contributions of all defect mechanisms are added,
The integral can be approximated by evaluating the critical area for some defect sizes exactly and then applying Simpson's Rule. Finally, the connectivity faults are translated to net list faults, and the probabilities of these net list faults are computed. The translation can be done efficiently by a circuit extraction that is restricted to the neighborhood of the fault site.
In the following, the most important steps of the proposed method will be described in more detail.
Determination of connectivity faults
Procedures to compute the defect sensitive areas have been described in literature, e.g. [lo] . This section deals with finding all possible connectivity faults and computing their critical areas for a fixed defect size. If the defect sensitive area of a fault primitive fp does not overlap a defect sensitive area of any other fault primitive, the critical area of the connectivity fault { f,}, ca( If,}), equals the defect sensitive area of fp. If overlap exists, connectivity faults occur that include more than one primitive. Let f be a connectivity fault that includes the primitives fl, ..., fk.
In order to determine its critical area ca(f), we must determine the intersection of the defect sensitive areas a1 ,..., ak of fl, ..., fk and subtract the critical areas of all connectivity faults fA that include the same primitives fl, ..., fk and at least one other fault primitive,
As the layout is partitioned into rectangular objects, the defect sensitive areas are always rectangular. But critical areas need not be rectangular (see figure 8) , they even may be divided into several disjoint parts. The critical area can be computed easily for the special class of connectivity faults given by the following definition:
Definition 4: A connectivity fault f is a maximal connectivity fa&, if ca(f) # 0 and ca(fA) = 0 holds for all fA $ f .
In the example of figure 8, the maximal connectivity faults are (fl,f~,f3} and {fl,f3,f4). For a maximal connectivity fault the second term on the right hand side of (2) is empty, and the critical area is computed simply by intersecting the defect sensitive areas that correspond to the fault primitives o f f . After that, the critical areas can be determined for connectivity faults that include all the primitives of a maximal connectivity fault except one, in the next step all except two, and so on. Figure 9 shows an algorithm that implements the described approach.
To determine the maximal connectivity faults, McCreigth's algorithm [ 151 can be applied reporting all pairs of intersecting defect sensitive areas. These correspond to the fault primitive pairs occuring together in some connectivity faults. For clarity, the procedure GET-CONNECTIVITY-FAULTS is described operating explicitly on 2-dimensional areas. If the critical areas are needed only to determine fault probabilities, it is sufficient to compute just their size, and the calculations can be simplified. From the analysis of McCreigth's algorithm, it can be concluded that with n fault primitives at most O(n2) different connectivity faults with nonzero critical area are possible. Using this fact, it can be shown that both the time complexity and the space complexity of the algorithm are polynomial in n. The degrees of the polynomials depend on the details of the implementation.
Translation to net list faults
The connectivity faults are translated to net list faults using the connectivity graph. A fault primitive of type "undesigned connection" between two layout objects adds an edge between the corresponding vertices in the connectivity graph G. A fault primitive of type "disconnection" between two layout objects removes the edge that connects the corresponding vertices of G. And a fault primitive that disrupts one layout object replaces the corresponding vertex by two new vertices that are not connected by an edge (see figure lo) . Connectivity faults result in a combination of such changes in the connectivity graph. For the modified connectivity graph, the maximal connected components (i.e. the nets) are extracted and compared to the fault-free nets. The differences determine the net list fault. Generally, a connectivity fault affects only a small number of layout objects. As the layout objects have been marked with the net they belong to, the affected nets can be determined and only these nets have to be considered. In order to compute the probability that a specific net list fault F occurs, the probabilities P(f) of all the connectivity faults f that lead to this net list fault F are simply added. This is the advantage of uncorrelated faults in our approach.
Experimental results
The presented fault extraction method has been implemented in the software tool REFLEX. As an example, the OCTTOOLS standard cell library [I61 was analyzed, which consists of SO circuits with up to 33 transistors. The fabrication process is characterized by a 1 pm minimum feature size, two metal layers and one polysilicon layer. 10 defect mechanisms (for missing or extra material in each relevant layer) have to be considered. Realistic data for the defect densities of different defect mechanisms were obtained from a current fabrication line. The cells were analyzed for defects with sizes ranging from 1.0 to 10.0 pm in steps of 1.0 pm. The defect sizes were assumed to obey the l/x3 distribution [ 171. So defects larger than 10.0 pm occur with very low probability and can be neglected. Table 1 shows the results for a choice of standard cells. The number of transistors and nets is denoted by #T and #N, respectively. The number of extracted bridging, break, and compound faults is marked by #BF, #UF, and #CF, respectively. The CPU time is for a SUN SPARC 10.
Due to the precise description of faults, the number of extracted net list faults is much higher than the number of stuck-at faults. However, this number can be reduced using fault simulation. After fault extraction, a classification of the extracted faults was performed. In order to get a more realistic view, the faults were weighted with their probability of occurrence. The classification yields the following results: Bridging faults play a dominant role, because "extra conductive material" defects occur 20-50 times more often than "missing conductive material" defects. Vdd or GND are involved in only half of the bridging faults. Only these faults can be described immediately as stuck-at faults.
24 % of the bridging faults connect more than two nets.
This clearly shows that multiple-net bridging faults cannot be neglected. About half of the break faults lead to a floating gate of one or more transistors. The other break faults can mostly Ibe classified as single or multiple stuck-open faults.
3.3 % of the break faults affect more than one net. Compound faults account for 0.2 % of all faults. The analysis also confirmed that the upper bound of 10.0 ym for the defect size interval is appropriate. With probability greater than 99.8 %, a fault is caused by a defect with size smaller than 10.0 ym.
